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 Low-power, small analog-to-digital converters (ADCs) have numerous 
applications in areas ranging from power-aware wireless sensing nodes for environmental 
monitoring to biomedical monitoring devices in point-of-care (PoC) instruments. The 
work focuses on ultra-low-power, and highly integrated implementations of ADCs, in 
nanometer-scale complementary metal-oxide-semiconductor (CMOS) very large scale 
(VLSI) integrated circuit fabrication technologies. In particular, we explore time-based 
techniques for data conversion, which can potentially achieve significant reductions in 
power consumption while keeping silicon chip area small, compared to today’s state-of-
the-art ADC architectures.  
Today, digital integrated circuits and digital signal processors (DSP) are taking advantage 
of technology scaling to achieve improvements power, speed, and cost.  Meanwhile, as 
technology scaling reduces supply voltage and intrinsic transistor gain, analog circuit 
 xii
designers face disadvantages.  With these disadvantages of technology scaling, two new 
broad trends have emerged in ADC research. The first trend is the emergence of digitally-
assisted analog design, which emphasizes the relaxation of analog domain precision and 
the recovering accuracy (and performance) in the digital domain.  This approach is a 
good match to the capabilities of fine line technology and helps to reduce power 
consumption.  The second trend is the representation of signals, and the processing of 
signals, in the time  domain.  Technology scaling and its focus on high-performance 
digital systems offers better time resolution by reducing the gate delay.  Therefore, if we 
represent a signal as a period of time, rather than as a voltage, we can take advantage of 
technology scaling, and potentially reduce power consumption and die area. 
This thesis focuses on pulse position modulation (PPM) ADCs, which incorporate time-
domain processing and digitally assisted analog circuitry.  This architecture reduces 
power consumption and area significantly, without sacrificing performance.  The input 
signal is pulse position modulated and the analog information is carried in the form of 
timing intervals. Timing measurement accuracy presents a major challenge and we 
present various methods in which accuracy can be achieved using CMOS processes.  This 
‘digital’ approach is more power efficient compared with pure analog solutions, utilized 





CHAPTER 1  
INTRODUCTION 
1.1 Background & Motivation 
Analog to digital converters (ADC) are key components in many electronic systems. 
Today’s integrated circuits (ICs) are mostly mixed-signal (i.e., a combination of analog 
and digital) circuits, consisting of a digital signal processor (DSP) core which has input 
interfaces to the external analog signals through ADCs. The growth in hand-held and 
battery-operated electronic systems is pushing designers to search for ADC architectures 
which offer lower power consumption and are more cost-efficient. The starting point of 
the research presented in this thesis is to identify the limiting features of today’s 
conventional technologies, and explore alternative architectures which address and 
potentially overcome these shortcomings.  
Increasingly, many experiments and measurements require signal digitization of a 
large number of parallel signal channels for storage and analysis. Examples can be found 
in applications such as high energy physics, spectroscopy, medical imaging, radiation 
sensors, and environmental sensors [1-5]. Due to the large number of channels in these 
applications, power consumption and the die area of the ADC per channel should be as 
small as possible. This is a very fundamental problem and the scalability of these 
acquisition systems is a bottleneck for many instrumentation applications. One approach 
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to address the scalability of these systems is component sharing which helps further 
shrink the whole multi-channel ADC architecture. ADCs with sampling frequencies of 
tens of kHz to few tens of MHz, and medium resolution, are often used in these systems. 
The motivation of our research is the implementation of a multichannel ADC for a 
wireless sensor, as shown in Figure 1.1. The ADC is used in a sensor node which sends 
data to a central node where data is processed. Since the sensor is battery-operated, the 
ADC needs to be extremely power efficient. 
 
 




This thesis focuses on a Pulse Position Modulation (PPM) ADC architecture. 
PPM is generally a time-based architecture. We believe that this architecture can fulfill 
many of the requirements in the sensor applications mentioned above. The PPM ADC 
can meet the need for energy efficiency since it incorporates time-domain signal 
processing based on low power digital circuits. Signal processing can be performed in the 
digital domain and in the central node, helping to relax the analog circuit precision of the 
ADC which subsequently leads to less current consumption in the sensor node. Another 
benefit of the PPM architecture is the ability to share the building blocks between the 
channels, as we will discuss later, leading to a compact area and further power reductions.  
1.2 ADC circuit energy trends 
Power dissipation is one the most important concerns in ADCs used for battery operated 
devices. It is important to track the trends in ADC power efficiency during the past years. 
In an ADC survey, Murmann [6] has gathered ADC performance data from the 
International Solid State Circuit Conferene (ISSCC) and the VLSI Symposium on 
Circuits during the past eleven years. In this survey, power efficiency is defined as ADC 
total power ( P ) divided by sampling frequency ( sf ). Figure 1.2 is the 3-D representation 
of power efficiency along with the published year. The data in this survey shows that the 
power dissipation of ADCs halves approximately every two years, over the past decade. 
This time duration corresponds to CMOS process scaling from 0.6 m to 65nm. 
From the data above we see improvement in ADC power efficiency. This occurred 
despite the obstacles in analog design associated with scaling. Technology scaling 
reduces the supply voltage and this limits the headroom voltage in the amplifier design 
and in cascode architectures. Reducing the supply voltage also reduces the signal 
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dynamic range. This reduces the signal-to-noise ratio in thermal-noise-limited ADCs, as 
thermal noise does not scale with technology. Furthermore, short-channel transistors 
suffer from lower output resistance and lower intrinsic gain. These issues significantly 
affect the choice of low power ADC architecture in advanced technologies.  
 
Figure 1.2 : Trends in ADC performance [6] 
Looking at the ADC architectures shows that the power efficiency improvement is mostly 
due to the new design trends coming with scaling [6] as: 
 Minimalistic design 
 Digitally-assisted analog design 




1.2.1 Minimalistic design 
 
The goal of minimalistic design is to improve power efficiency by simplifying the analog 
subcircuits of the ADCs. As an example, the inherent inefficiency of op-amps has 
encouraged many ADC designers to remove this building block or to simplify it. An 
example of this approach is op-amp-less implementation of pipeline ADCs [7, 8] in 
which the op-amp is replaced with open-loop amplifiers. Another approach is to replace 
op-amps with comparators in switched capacitor circuits [9]. Pipeline ADCs based on 
comparator-based switch capacitor circuits have been published [10, 11]. Another recent 
example is the dynamic amplifier concept which uses a single transistor and charge 
conservation to amplify the residue in pipeline ADCs [12]. This simplification of the 
analog circuit block can sacrifice precision for performance [6] and therefore, it is very 
also attractive to consider digital techniques to recover accuracy in minimalistic designs. 
1.2.2 Digitally-assisted analog design 
 
The rationale behind digitally-assisted analog design is to move the accuracy burden from 
the realm of analog design to the digital domain.  Relaxing the precision of the analog 
circuitry reduces power consumption significantly, while the correction of analog 
imperfections is implemented in the digital domain, allowing lower power and faster 
designs. One example of this approach is use of open-loop amplifiers in pipeline ADCs 
and correcting the nonlinearities caused by open-loop amplifiers in the digital domain [7, 
8]. 
Technology scaling has reduced the energy per operation in CMOS logic circuits. The 
scaling of transistor feature size along with aggressive supply voltage reduction has led to  
a 65% reduction in energy per logic operation for each new technology node [13]. For 
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example, a purely digital circuit implemented in a 90nm CMOS process consumes 
approximately 65% the energy per operation of its identical counterpart in a 130nm 
CMOS process.  Murmann et. al compares the energy efficiency of ADCs with that of a 
single NAND gate, to give a feel for how much logic can be used to “assist” a converter 
for calibration or error correction [6]. In this comparison, we take ENAND as the energy a 
NAND gate consumes each time it is toggled.  At low signal fidelity, ENAND is 45 fJ in 
90nm CMOS. The ADC energy consumption, EADC, is the amount of energy consumed in 
each conversion. Based on the ADCs reported in 2008, EADC and ENAND are compared for 
different ADC resolutions as shown in table 1.1. The numbers [6] in table 1.1 show that 
in a low-resolution converter, it is unlikely that tens of thousand gates should be used for 
digital error correction. However, for ADCs with SNDR above 50dB, each analog 
conversion requires a significant amount of energy compared to the energy consumed by 
a digital processing, operation as shown in Table 1.1. This justifies the use of digital 













1.2.3 Time domain analog signal processing 
 
One way to overcome the challenge of low-voltage design is to process a signal in 
the time-domain [14].  Time resolution has been improved in nanometer-scale devices 
due to the reduction of gate delay, despite the reduction in supply voltage [15]. Hence, 
time-domain processing potentially offers a better solution compared to voltage-based 
methods, when implemented in deep sub-micron VLSI fabrication processes. This is 
discussed in detail in Chapter 3. According to a new paradigm in RF circuit design [15], 
in deep-submicron CMOS processes the time-domain resolution of digital signal edge 
transitions is superior to voltage resolution of analog signals. Employing this approach, 
digital circuits can be used to perform analog processing [14] while taking advantage of 
technology scaling to significantly reduce power consumption and area.  One particular 
example of this trend is the design of all-digital phase-locked loops (PLL), in which the 
phase difference measurement is implemented with a time-to digital-converter (TDC). In 
these systems, the required loop filter of the PLL is simply a digital finite impulse 
response (FIR) digital filter [15].  Another design is a voltage-controlled oscillator 
(VCO)-based ADC, where the input signal changes the VCO frequency and the 
frequency is digitized with phase detectors [16].  
1.3 Time-based ADC architectures 
There are many different ADC architectures which quantize time or frequency 





1.3.1 Slope and integrating ADC 
 
Slope and integrating ADCs perform analog to digital conversion in time domain. 
A block diagram of a single slope ADC is shown in Figure 1.3. The sampled input 
voltage (Vs) is stored on a capacitor. Then, Vs is discharged by a constant current source 
and this generates a ramp voltage at the capacitor output. A counter is triggered by the 
start of the ramp (or the start of the discharge) and stops counting when the ramp voltage 
is zero or when the capacitor is completely discharged. The waveforms are shown in 
Figure 1.3. The input signal is proportional to the counter digital output [17].  The main 
advantages of this ADC architecture are as follows: 
 Low complexity and simplicity 
 Integral non-linearity (INL) depends on ramp linearity and not component  
  matching 
 Always monotonic 
 
Low sampling speed is the main disadvantage of this ADC architecture.  In order 
to have a high resolution ADC, the clock frequency must be high which leads to large 
power consumption. Some researchers have recently demonstrated high-speed slope 
based ADCs by replacing the counter with advanced time to digital conversion 

































Figure 1.3 : Single slope ADC 
1.3.2 Pulse width modulation (PWM) ADC 
 
One of the oldest time-based ADC architectures is found in a 70-year-old patent 
[18]. A simplified block diagram of this ADC taken from [19] is shown in Figure 1.4. 
The input signal is first pulse-width-modulated and then quantized with a counter. Pulse 
width modulation is a technique to transfer amplitude domain signal information to the 
time domain. With this method, a simple counter or an advanced TDC can be used as the 
time quantizer. PWM generally creates signal distortion due to its nonlinear behavior. In 
order to avoid these nonlinearities, the modulation frequency must be at least 8 times 
larger than the signal bandwidth [20]. The pulse position modulation (PPM) ADC 















Figure 1.4 : PWM ADC [19] 
 
1.3.3 Level-crossing or asynchronous ADC 
 
Asynchronous ADCs [21-25], typically have different reference levels and 
multiple comparators.  At the instant the signal passes a threshold level, a sample is 
captured and the ADC records and quantizes the time interval between these instants. 
This is shown in the waveforms of Figure 1.5. The output samples are non-uniformly 
spaced in time. One simple asynchronous ADC block is illustrated in Figure 1.5. Each 
comparator generates an output pulse when the input signal passes its corresponding 
threshold voltage. The comparator activity is not synchronous with any reference clock 
and it only depends on the input signal activity. Therefore, there must be a handshake 
protocol between these comparators (e.g. tokens in Figure 1.5) and a time recording block. 
An interesting characteristic of level-crossing or asynchronous ADCs is that the ADC 
power consumption is proportional to the signal activity.  If the signal remains silent for a 
while, no threshold level is crossed, resulting in no digital power consumption. However, 
comparator offset and mismatch are concerns in this approach, similar to the design of 
flash ADCs.  
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1.3.4 ADCs based on voltage-controlled delay cell 
 
In this ADC architecture [26], the input signal voltage is first converted to a delay, using 
a voltage-controlled delay cell and then the delay time is digitized by a time-to-digital 
converter (TDC), as shown in Figure 1.6.  In other words, the delay of the voltage-
controlled cell is modulated in a linear way by the input voltage Vin.  As we see in Figure 
1.6, a signal edge (start) goes through a voltage-controlled delay cell. The output of this 
cell (stop) is generated after a certain delay (td).  It is important to realize that td is linearly 
proportional to the input signal (Vin) and therefore the TDC output is proportional to Vin. 
Designing a linear voltage-controlled delay cell with a fairly large dynamic range is a 





















1.3.5 ADCs based on voltage-to-frequency conversion 
 
In a voltage-to-frequency-conversion based ADC architecture, the input signal is 
converted to frequency (or phase) and then quantized by a frequency (phase) quantizer. 
The main challenge is the precision and linearity of the voltage-to-frequency conversion. 
Typically, this time-based ADC uses a voltage-controlled oscillator (VCO) as a voltage-
to-frequency converter where the frequency is controlled by the analog input voltage (Vin) 
[27, 28]. During a limited amount of time, tsample, the output of the VCO is fed to a 
counter which detects the rising edges of the VCO output and accordingly quantizes the 
frequency.  The counter output is processed by a mapping table which stores the 
characteristics of the VCO. The resolution of the ADC is determined by the maximum 
and minimum VCO frequency and tsample as: 





 ,    [1.1]  
 
where, samplef  is the inverse of smaplet and maxf and minf are the maximum and minimum 
VCO frequency respectively. 
In order to increase ADC speed and resolution, a multiphase VCO such as a ring 
VCO can be employed (see Figure 1.7). During the sampling period, the VCO converts 
the analog input voltage to phase. The output is coarsely quantized by a counter, counting 
rising and falling edges. The residual phase or coarse quantizer error is quantized by the 
phase detectors tapped to different stages of the ring oscillator. Assuming Ncell stages in 




























There are many challenges involved in implementing these architectures such as 
jitter, linearity of the VCO, and process, voltage-supply, and temperature (PVT) 
variations.  The main advantage of this architecture is that the VCO acts as the voltage to 
frequency converter and quantizer at the same time. The VCO along with a pulse counter 
can work as a high-speed quantizer. A VCO also produces first-order noise shaping, 
because the phase of the output pulse is an integrated quantity of the input voltage [29-
31]. Most VCOs suffer from a nonlinear relationship between the input voltage and 
output frequency. To improve linearity, the VCO can be configured with feedback as a 
2nd order ∑∆-ADC as shown in Figure 1.8. High resolution and relatively fast ∑∆ADCs 











Figure 1.8 : VCO-based ∑∆ADC 
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CHAPTER 2  
TIME-TO-DIGITAL CONVERTERS 
This chapter reviews some common time-to-digital (TDC) circuit architectures. TDCs are 
important blocks in most time-based ADCs. The focus is on qualitative explanation, and 
more quantitative derivations are presented in Chapter 4. 
2.1 Background 
TDC systems have application in a large number of time measurement systems and 
subsequently have a variety of industrial and research applications. They are widely used 
in digital storage oscilloscopes, logic analyzers and high-energy particle physics 
experiments [32]. The simplest form of a TDC is a digital counter. However, to achieve a 
high resolution TDC, one needs to use a very high frequency counter for a wide dynamic 
range, and this is not necessarily energy efficient. The resolution of counter-based TDCs 
can be improved significantly by resolving the counter residual error with a high 
resolution fine TDC based on gate delay. These fine TDCs and various CMOS tapped 
delay line configurations are discussed in this chapter. 
CMOS delay line methods [33] are very appealing since these require nothing 
more than a standard digital CMOS process.  Since a logic buffer or inverter delay is used 
as the time unit in these architectures, very high resolution TDCs can be obtained and the 
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time resolution gets better with the advancement of the technology, despite the reduction 
in the voltage supply.  
2.2 Digital delay line TDC 
The principle of a TDC using digital delay lines is shown in Figure 2.1. Our 
purpose is to measure the time interval between two events indicated by the signal edges: 
start and stop. The earlier pulse, start propagates in a delay line which consists of a series 
of buffers. The buffer outputs are the inputs of a series of D flip-flops (see Figure 2.1). 
The rising edge of the second pulse, stop, latches the status of the delay line. The D flip-
flop outputs form a thermometer code showing the distance between start and stop rising 
edges. The time resolution is limited to the smallest buffer delay obtained in the 
technology which is used to implement the delay line. The buffer elements are commonly 
implemented as voltage-controlled delay cells. A delay-locked loop (DLL) can be used to 





























Random variations of the delay elements, caused by the device mismatch, due to 
the process parameter variation, are a source of differential nonlinearity (DNL). This is 
accumulative as the signal propagates along the delay line. INL increases from the start 
of the delay line and goes back to zero at the end of the line since the last delay is 
matched to the DLL reference clock [35]. Therefore, the maximum INL occurs in the 
middle of the delay line and is proportional to the square root of delay line length or: 
 
nINL max . [2.1]  
 
Based on 2.1, having a long delay chain degrades the INL. 
The setup time and metastability rate of the sampling D flip-flops can cause errors 
in the time measurement in the same way comparator metastability limits least significant 
bit (LSB) resolution of a typical flash ADC architecture. To ensure proper measurement 
along the delay line, the flip-flops should have a narrow metastability window. In fact, 
the flip-flop metastability window should be much smaller than the time unit delay of the 
delay chain or TDC LSB. Generally, sense-amplifier based flip-flops [36, 37] are used in 
high resolution delay line TDCs, since these can be designed to have a narrow 
metastability window. 
2.3 Inverter-based delay line TDC 
In the delay line TDC described above, the unit delay is limited to a buffer delay. 
Since the buffer is composed of two inverters, an inverter-based TDC can potentially 
double the buffer-based TDC resolution. An inverter-based TDC example [36] is 
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illustrated in Figure 2.2. Both start and start  are propagated along the delay line. The 
polarities of the differential flip-flops are swapped in each stage since we have two signal 
edges traveling. In order to avoid any phase mismatch between start and start , an edge 
aligner is used [36].  As we see in Figure 2.2, start  is inverted in the lower chain as start  
and is sent to a latch along with start. The contention in the latch feedback causes the 
start rising (falling) edge to get aligned with start  falling (rising) edge. The flip-flop 






















Figure 2.2 : Inverter-based delay line TDC 
 
2.4 Vernier Oscillator TDC 
The Vernier Oscillator time-to-digital conversion method is based on two 
startable oscillators running at two different frequencies [38-40]. The difference in the 
frequencies defines the time resolution. The oscillators are triggered by start and stop 
signals. Since the period of the stop oscillator is shorter, the phase of the stop oscillator 
 
 20
gradually catches up with phase of the start oscillator. The number of clock cycles it 
takes for the two oscillator phases to align is counted by a counter. The Vernier oscillator 
technique is illustrated in Figure 2.3. One of the oscillators is triggered by the earlier 
signal, start, with oscillation period of ts and the other oscillator has a shorter period, tf   
and is triggered by stop. As we see in Figure 2.3, Tin is the time interval between start and 
stop. After N cycles of tf, the two rising edges of the oscillators will be aligned and 












Figure 2.3 : Vernier oscillators 
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2.5 Vernier delay line TDC 
The resolution achievable, in the digital delay lines we have shown, is limited to a 
gate delay (either buffer- or inverter-based), which is accordingly limited by the speed of 
the technology in use. A delay line consisting of two parallel elements, with different 
delays as a Vernier delay line, can be used to overcome this problem [38-42]. The basic 
configuration is shown in Figure 2.4. The goal is to measure the time interval between 
start and stop. There are two parallel delay chains. The delay of the buffer in the upper 
chain is t1 and is slightly greater than the delay of the buffer in the lower chain t2. The 
start and stop travel through the delay chains until they become aligned. The position ‘n’ 
in the delay line at which stop catches up with the start signal, shows the time distance 
between start and stop as 
Rtnd       ,    21 tttR   ,                                           
                                 
[2.2]  
 
tR is the time resolution of measurement and it can in theory be made very small, 
irrespective of the CMOS technology in use. In practice, a very small tR requires a long 
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Figure 2.4 : Vernier delay line TDC 
 
2.6 Hybrid TDC 
The delay line TDCs discussed so far can be used to measure a short time interval with 
high resolution. To measure a long period of time, the delay line must be very long, 
which degrades INL, and therefore resolution, significantly. However in some 
applications, there is a need to simultaneously measure a wide time range with a high 
resolution.  To obtain this goal, a counter is used as a coarse quantizer and a delay line 
TDC is employed as a fine quantizer resolving the residual error of the counter 
measurement [35, 43 and 44]. This is shown graphically in Figure 2.5. The time interval 
tm is measured by a counter, which is clocked with a clock period tc. For simplicity, we 
assume the starting point is synchronous with the clock. As we see in the example in 
Figure 2.5, counter measures tm as 3.tc, however there is a residual error, td, of this coarse 
quantization. The error, td  can be resolved by a delay line TDC to get finer resolution. 
This hybrid structure is used in our prototype PPM ADC and is discussed extensively in 








Figure 2.5 : Counter residue error. 
The coarse time measurement using a counter is dependent on the clock frequency (fc) 
and the fine time measurement is related to the gate delay. In implementing a two-step 
TDC, the gate delay and clock frequency must be related. In order to relate these two, the 
delay line TDC needs to be adjusted to the clock period (tc). In other words, the delay line 
should be used to interpolate time fractions of one clock cycle. This can be done by 
including the delay chain in a closed control loop or a DLL shown in Figure 2.6 or by 
using online or offline calibration cycles in which the delay chain is calibrated with a 
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CHAPTER 3  
TIME-DOMAIN AND VOLTAGE-DOMAIN ADC CIRCUITS 
In this chapter, we compare power consumption of time-domain and voltage-domain 
ADC circuits. This study helps us to choose the more appropriate architecture before 
starting the design of an ADC.  In particular, we look at the flash ADC architecture in the 
voltage domain  and, its analog, operating in the time-domain and compare the minimum 
possible power consumptions in the thermal noise-limited regime. 
3.1 Voltage-domain flash ADCs 
In voltage-domain flash ADCs (see Figure 3.1), we need  2B-1 comparators to achieve a 
conversion resolution of B bits. The voltage input is compared with different reference 
voltage levels and the outputs of the comparators collectively form a thermometer code.  
Assuming that sf  is the sampling frequency, the comparator conversion should be done 
no later than sf2/1  . In addition, each individual comparator must be able to resolve a 
fraction, α, of one LSB (i.e., BrefV 2/ ) in the time duration less than sf2/1 . In order to 
simplify our analysis and relax the requirement of the voltage-domain flash ADC, we 
have assumed α=1. As we see in the next section, the equivalent assumption for time-

















Figure 3.1 : Voltage-domain flash ADC 
To further analyze this system, we assume that dynamic comparators (e.g., latch circuits) 
are used, as illustrated in Figure 3.2.  The outputs of dynamic comparator are initially 
pre-charged to DDV  (i.e., during clk=’0’). At the onset of the conversion (i.e., clk=’1’), the 
regenerative latch pulls the output exponentially toward either zero or DDV  based on the 
difference between the input and the associated reference voltage at that comparator. The 
comparator delay, dT , to resolve a single LSB, can be defined using the following 








 2 .     [3.1]  
The parameter  , is the comparator regeneration time-constant and equal to mgC / , 
where C  is the output capacitive load, and mg  is the small signal transconductance of the 







Figure 3.2 : Dynamic comparator 
The comparator transconductance, mg , and the overall DC current, DI , have the 
following relationship [45]: 
,effmD VgI                                               
 
[3.2]  
Where,  effV  is 2
thGS VV  in the square law model and is set to 80-100mV in sub-micron 
transistors for better efficiency [45]. By replacing   with mgC / , and mg  with thD VI /  in 
3.1, the minimum DC current, DI , becomes 
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  .2ln2 effsD VCBfI                                        
 
[3.3]  
It is important to realize that 3.3 is derived based on the speed specification of the flash 
structure. Nevertheless, thermal noise presents another constraint on this system. It has 
been previously shown that the input-referred noise of the dynamic comparator can be 





                                               
 
[3.4]  
where   is architecture-dependant parameter and   is process-dependant parameter 
related to thermal noise. In this analysis, we assume both  and    are ‘1’ to simplify our 
calculations by considering the worst case possible.  
It is widely accepted that in any noise-limited ADC, the minimum power consumption is 
achieved (no overdesign) when input-referred thermal noise is equal to quantization noise. 
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[3.5]  














Replacing C  in equation 3.3 provides the minimum power consumption of the voltage-
domain flash architecture, vP  as: 







fnkTP                        
 
[3.7]  
The aforementioned analysis method was presented initially in [45]. Here, we adopt the 
same approach and derive the minimum power consumption of a time-domain flash ADC 
architecture. 
3.2 Time-domain flash ADCs 
For the purpose of analyzing time-domain flash ADCs, we consider the architecture 
illustrated Figure 3.3. As previously discussed in Section 2.2, the input signal edge 
travels through an active delay line and the comparator outputs form a thermometer code, 
similar to a voltage-domain flash ADC. The inverters are self-loaded and capacitors dC  
represent the input capacitances of the next stage and the comparator input. Again, the 
conversion must be done in sf2/1 . The time resolution of TDC measurements is 
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Figure 3.3 : Time-domain flash ADC 
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Since the conversion is done in the time domain and in a sequential way, the worst case 
conversion delay (full range input) occurs when the signal has to travel all the way to the 









ttt                                     
 
[3.8]  
where compt  is the comparator conversion time. In this time, the comparator resolves 
2/DDV  which is the differential input voltage when we have one input tied to 2/DDV . It is 
important to realize that there is another constraint on the comparator speed, which is that 
the metastability window of the comparator must be smaller than the TDC resolution, dt . 
For simplification, we have ignored this requirement as we did in the case of voltage-
domain flash ADC.  
Now, if we assume that dynamic comparators (Figure 3.2) are also used in this 
architecture, based on 3.1, we have: 
,2lncompt                                           
 
[3.9]  
where   is equal to mc gC /  and cC  is the capacitive load of the dynamic comparator.  











tt                                 
 
[3.10]  




















 .                                  
 
[3.11]  
Consequently, the total power consumption of  the delay line  ( B2  inverters) and of the 
B2  comparators, denoted by TP , is equal to: 



















 ,                 
 
[3.12]  
where first term in the RHS of 3.12 describes the power consumed by the inverters of the 
delay line. This term is calculated based on the fact that for each input sample taken at sf , 
the signal edge has to travel all the way to the end of the delay line and toggle all B2  
inverters. The second part in the RHS of 3.12 comes from 3.11 and represents the power 
consumed by the comparators. 
At this point, we consider thermal noise to assess the minimum power consumption. 
Generally speaking, thermal noise manifests itself as jitter in time-domain circuits. 
Individual jitter sources originate from each inverter, and these can be considered 
independent. [47] calculates the total jitter noise at the inverter output, and by rearranging 
the formulas in [47] we can calculate the inverter jitter, 2jinv , with the following 
equation: 
























Comparators also introduce additional jitter. The jitter variance caused by the dynamic 
comparator, 2jcomp , can be approximated by the comparator input-referred noise power, 
2
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[3.14]  
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[3.15]  
Using 3.4, we have,  












 .                                       
 
[3.16]  
The maximum jitter is at the end of the delay line, where we observe the aggregate jitter 
of all the previous inverter stages. Since the inverter and comparator noise can be 
considered uncorrelated, the total jitter noise in the last stage of the delay line, jtotalt , is 
222 2 jinv
B






































Similar to calculations for a voltage-domain flash ADC, the minimum power 
consumption is achieved when the time-domain quantization-noise power is equal to this 






  .                                        
 
[3.19]  
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[3.20]  
It is important to realize that in this analysis, we ignore the parasitic capacitance of wires 
and other similar non-idealities. Therefore we can estimate the input inverter capacitance, 
dC , for the minimum achievable inverter delay, dt , for each CMOS technology. The 
comparator capacitance, cC , is subsequently computed based on the allowed amount of 
jitter, using 3.20. Having dC  and cC , we can then examine the minimum total power 
from 3.12 at different sampling frequencies. 
3.2 Comparison between time-domain and voltage-domain flash ADC 
The minimum power consumption of time- and voltage-domain Flash ADCs structures 
( VP  and TP , respectively) for three different technology nodes is compared and plotted 
here for sf =10MHz (see Figure 3.4). This sampling frequency is chosen so that the time-
domain flash ADC can be implemented in all three CMOS technology nodes. In other 
words, it should be low enough to be feasible in 0.35µm CMOS.  As evident, in 0.35µm 
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CMOS, the voltage-domain flash ADC has lower power consumption in the conventional 
flash architecture resolution range (i.e, below 9 bits). When we move to 90nm CMOS 
technology, the power of voltage-domain flash ADC becomes larger than the power of 
time-domain flash ADC at approximately 8.5 bits of resolution. Moving to 45nm CMOS, 
this crossover happens at a lower resolution, around 7.5 bit. This comparison suggests 
that, in theory, time-based architectures are more efficient in  advanced technologies with 
smaller gate lengths. This conclusion, can be a guidline as to when one should consider 
replacing voltage-domain circuits with time-based alternatives for each CMOS 
technology. Intutively, as the voltage supply is dropped, the voltage level detection gets 
more challenging in presence of  amplitude noise (e.g., voltage and current thermal noise). 
However, when we tranfer the signal to time, the circuit works with the full supply 
voltage and hence is not affected by amplitude noise. 
It is imperative to recognize that the preceding analysis is carried out for the noise-limited 
circuit conditions. A similar approach can be used for the mismatch-limited circuit 
condition. It should also be noted that, the sample-and-hold circuit in voltage-domain 
flash ADC is not included in the formulations describing the total power consumption. In 
the same way, the voltage-to-time conversion function is not included in the analysis of 













































































Figure 3.4 : Time-domain and voltage-domain minimum power comparison 
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CHAPTER 4  
PULSE POSITION MODULATION ADC 
This chapter introduces the concept of the pulse position modulation (PPM) ADC. First, 
the ADC operation is described and typical waveforms are presented.  Next, the top level 
ADC architecture and the building blocks are discussed in detail.  Finally, two prototypes 
are presented and the experimental results are discussed. 
4.1 PPM ADC architecture 
The concept of the PPM ADC is shown with the main waveforms in Figure 4.1. 
The input signal is continuously compared with a ramp voltage. At the time of the 
intersection between the input signal and the ramp, an output pulse is generated. The time 
interval between the ramp starting point and the instant the input signal crosses the ramp 
(i.e. [t1, t2, t3, …]) in Figure 4.1 is measured by a time-to-digital converter.  Assuming the 
ramp slope is constant, the time vector [t1, t2, t3, …] is proportional to the signal 
amplitude at the cross over points.  If we sample the signal at the starting point of the 
ramp we would have the input signal amplitudes at [s1, s2, s3 …] uniformly. However, in a 
PPM ADC, measuring [t1, t2, t3, …] results in non-uniform samples of the signal given as 









t1 t2 t3 t4   
Figure 4.1 : PPM ADC typical waveforms 
Due to the non-uniform sampling nature of the PPM ADC, we have harmonic 
distortion in the output frequency spectrum of the ADC as shown in Figure 4.2. This 




Figure 4.2 : PPM ADC frequency spectrum 
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Linear low pass filtering (in the digital domain) is a traditional way of 
reconstructing the original analog input signal in PPM ADCs (Figure 4.2) and for this an 
oversampling ratio of 8 or higher is generally required [20].  Another approach is to rely 
on a time-varying/nonlinear recovery technique so that we can sample the signal at a 
frequency close to the Nyquist rate [20]. This way we can sample higher input 
frequencies with lower power consumption, but at the cost of more complexity in digital 
post processing.  The nonlinear recovery technique or reconstruction algorithm [48] is 
extensively discussed in Appendix A. 
4.2 PPM ADC block diagram 
The PPM ADC block diagram is depicted in Figure 4.3.  The input signal is compared 
with a ramp voltage by a continuous time comparator and the comparator generates 
pulses shown in Figure 4.1.  The time intervals [t1, t2, t3, …] are encoded by a TDC.  
Employing a TDC for quantization saves substantial power and area since the TDC 
consists of digital blocks such as inverters, flip-flops, and counters.  These digital blocks 
consume power only during switching activity, i.e., dynamic power. In comparison, pre-
amplifiers and comparators, used in conventional analog architectures, consume constant 















Figure 4.3 : PPM ADC block diagram 
4.3 PPM ADC vs. slope ADC and synchronous ADC 
The PPM ADC is a hybrid synchronous/asynchronous architecture. In an 
asynchronous ADC [21-25] there are different reference levels and comparators as shown 
in Figure 1.5.  As the signal passes through different levels, the time between crossings is 
recorded. The outputs of these ADCs are a set of non-uniform samples.  To reiterate, an 
interesting characteristic of the level-crossing or asynchronous ADCs is that the ADC 
power consumption is proportional to the signal activity. If the input signal remains silent 
for a while, no threshold level is crossed, resulting in no digital power consumption.  A 
PPM ADC does not have this advantage; however, different reference levels and multiple 
comparators are not required since the ramp sweeps the entire input voltage range.  In 
addition, the use of a single comparator eliminates, to a first order, considerations of 
comparator offset and mismatch. Also, the use of a clock-synchronous ramp signal 
removes the requirement for asynchronous digital protocols [21-25], reducing power 
consumption and area.  
In a single-slope ADC, shown in Figure 1.3, the signal is uniformly sampled by a 
sample-and-hold block and the time it takes for the sampling capacitor to be discharged is 
measured.  Accordingly, there are two linearity constraints in a single slope ADC; the 
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first is the sample-and-hold linearity and the second is the discharging current linearity.  
The current linearity requirement is the same as the ramp linearity in the PPM ADC; 
however, the sample-and-hold linearity is not critical in a PPM ADC, since the input 
signal is continuously compared with the ramp input.  Instead, there are some limits on 
the response time of the continuous time comparator, which are easy to satisfy and will 
be explained in the next section.  The single-slope ADC has traditionally been criticized 
for its low speed, despite its high resolution, since the time interval measurement 
accuracy limits the speed.  However, using alternative TDC techniques, the single slope 
ADC’s speed can improve significantly, e.g., [3, 4].  Furthermore, this research shows 
that single-slope ADCs are very promising for the future, due to their reliance on time 
measurement.   
4.4 PPM ADC characterization  
 
4.4.1 ADC resolution 
 
Assuming the ramp slope is constant and the recovery technique works perfectly, the 
ADC resolution is defined by the TDC resolution.  The voltage-to-time conversion 
accuracy of the PPM system is directly dependent on the linearity of the ramp generator.  
As a rule of thumb a ramp linearity of at least two bits more than the ADC resolution 
should be targeted.  Supposing the ramp is linear from voltage A  to voltage B , as shown 
in Figure 4.4(a), the input signal amplitude must be limited to the  BA,  range.  
Assuming the ramp slope is s , the time input range to the TDC is   sAB / .   
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In order to guarantee convergence of the recovery algorithm techniques, which is 
discussed in detail in the appendix, the input time range must be less than )4/(1 f , 
where f  is the ramp signal frequency.  The input signal bandwidth is nf / , where n  
defines the oversampling ratio.  As discussed previously, using a simple low-pass filter 
requires 8n ; however, if a nonlinear recovery technique is used, n can be reduced to 2 
[48].  Assuming the TDC operates with bt resolution (LSB in time), ideally we expect an 

























4.4.2 Comparator response time 
 
The continuous time comparator generates a pulse at its output with a delay t , 
when the ramp and input intersect, as illustrated in Figure 4.4(b). This pulse is generated 
asynchronously somewhere in the input voltage range  BA, . The comparator propagation 
delay, t, varies with the input signal level. This propagation delay variation must remain 
lower than the LSB bt  over the input range  BA,  or btt  . This is a fundamental 
impediment found in this time-based ADC architecture. In other time-based ADCs such 
as single slope ADCs, this does not exist since the ramp and input signal intersection 
point always happens at a certain voltage (e.g. 0V). Since in single-slope ADC the 
comparison is always at the same voltage, the comparator propagation delay acts like an 
offset in the TDC measurement and it is not input signal amplitude dependent.  
4.4.3 Jitter noise 
 
Several sources of noise limit the performance of the PPM ADC.  The noise 
generated in the ramp and comparator circuits causes time jitter and degrades the 
accuracy of the time measurement [49].  There are three primary jitter elements: rtj , 1tjc , 
and 2tjc .  The first jitter noise, rtj  is caused by the ramp and is  






tj rampr   
[4.2]  
rampVN  is the total noise at the ramp generator output and s  is the slope of the 
ramp.  The other jitter elements, 1tjc  and 2tjc are related to the comparator. 











 compVN  is the input referred noise of the comparator. 






tjc comp  [4.4]  
 
compVout  is the total comparator output noise and sr  is the slew rate at the last 
stage of the comparator. 
The total time jitter ( jittert ), which appears in time measurement, is defined by the 
following equation, assuming that rtj , 1tjc , and 2tjc  are uncorrelated: 
                                                    22
2
1
22 tjctjctjt rjitter   [4.5]  
 
Assuming that T  is the input time dynamic range of the TDC or   sAB / , the 
TDC resolution (N) limited by signal to noise ratio is: 








  [4.6]  
 
In the PPM ADC design, it is necessary to minimize rtj  and 1tjc  within the power budget.  
A compromise has to be made for the ramp slope ( s ); since increasing the ramp slope 
reduces jitter but limits the time input dynamic range  T  . Jitter noise ( 2tjc ) is negligible 




4.5 First ADC prototype 
Two PPM ADC prototypes were designed and fabricated in this research. In this section, 
the first design is briefly discussed, accompanied with comments regarding drawbacks 
and conclusions derived from the chip’s actual measurements. 
4.5.1 Comparator and ramp circuits 
 
The ramp generator and the continuous time comparator are shown in Figure 4.5. The 
ramp generator consists of a cascoded current source charging a constant capacitance 
under the control of digital switches. Since the input signal is compared with the ramp 
only during charging, there is no requirement to match charging and discharging rates 
and capacitor discharge is achieved simply with a switch to ground. A cascoded current 
source is chosen to achieve a fairly constant current during capacitor charging. 
Simulations indicate that a linearity of 11 bits is achieved over a 600mV ramp range. The 
linearity of the ramp is measured by looking at its maximum INL  maxINL , which is the 
maximum deviation of the ramp from an ideal linear ramp.  If the ramp output range is 
 BA, , then the linearity in terms of bit resolution, N , can be derived by the following 
equation [50]: 










LogN . [4.7]  
 
 The continuous time comparator consists of a PMOS input differential amplifier 
followed by another differential stage. The output of the second stage connects to a buffer 











Figure 4.5 : Continuous time comparator and ramp generator 
 
4.5.2 Time-to-digital converter structure 
 
In order to understand the TDC building blocks of our first prototype ADC, one period of 














Figure 4.6 : One period of the ramp signal 
Our goal is to measure the time interval, tm, defined by the time difference between the 
start of the ramp to the crossover point of the ramp and the input signal. The start is a 
signal synchronized with the reference clock, while the stop is generated by the 
comparator. To measure tm, the time interval between the start and stop rising edges 
simply needs to be measured. 
In order to measure tm with high resolution, a two-step hybrid TDC is used. To realize a 
two-step TDC, two more signals are generated, which are called tr-pulse and enable as 
shown in Figure 4.6.  The tr-pulse signal is set by the stop signal and is reset by the 
arrival of the first reference clock (clk) rising edge right after the stop signal. The enable 
signal is set by the start signal and reset by the stop. A coarse time quantizer, formed 
using a counter is activated with enable and measures the number of reference clock 
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cycles while the enable is high (tc in Figure 4.6).  A fine TDC block implemented with a 
delay line is required to measure, tr, which is the time interval during which the tr-pulse is 
















Figure 4.7 : Fine TDC pulse generation 
 
The tr-pulse with the time duration (tr) can be generated through two flip-flops 
and a latch as shown in Figure 4.7.  The first flip-flop detects the rising edge of the stop 
signal and sets the latch output, while the second flip-flop detects the immediate rising 
edge of the clk and resets the latch.  
The fine TDC is implemented with a delay chain of buffers. The delay line 
divides the clock period, clkT , into 46 equally sized slices.  The outputs of these buffers 
are connected to one terminal of gated dynamic NAND gates (see Figure 4.8). The 
dynamic NAND gates are pre-charged with the global reset signal which is start . When 
the tr-pulse propagates in the buffers, tr-pulse and its delayed version start discharging the 
dynamic gates.  The dynamic gates are discharged up to the nth position in the delay line 
(see Figure 4.8 waveforms).  At the nth NAND gate, tr-pulse and its delayed version do 
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not have overlap. Therefore, n is proportional to the duration of the tr-pulse. The buffer 
delay of this system is tuned with the supply voltage Vc.   
To relate the fine time and coarse time measurement, the delay line needs to be 
calibrated and each buffer delay needs to be a fraction of one reference clock period. In 
the first prototype, 5-bit resolutions were expected from the fine TDC, therefore the clock 
period must be divided by 32.  During the calibration phase, one clock period, clkT , is sent 
as tr-pulse to the fine TDC, and the supply voltage (Vc) is tuned until a thermometer code 
of 32, at the output, is visible.  Therefore, the average buffer delay is 32/clkT .  A wide-
OR dynamic logic gate is used as the thermometer-to-binary encoder as shown in Figure 
4.9. The thermometer codes are indicated in the general form of On and Om and they 





































Figure 4.9 : Dynamic encoder 
 
The clock frequency is MHzf clk 128  and accordingly nsTclk 8125.7 .  The 
input time range,   sAB / , to the TDC based on the ramp linearity specification and 
noise, is ns250 .  The counter is a 5-bit counter and works with the clock frequency of 
MHz128 , covering the required 5 bits of time resolution.  Since clkT  is divided by 32 in 
the buffer chain, the fine TDC provides 5 bits of additional resolution.  Therefore, the 
overall ADC can resolve the signal to 10 bits, ideally, assuming perfect reconstruction.  
The resolution is calculated based on (4.1), so that psnstb 24432/8125.7   and 
therefore, 10N . 
The length of the buffer is chosen to include 46 delay stages. There are two reasons why 
the buffer chain length is greater than 32 delay stages.  First, this larger number 
(overdesign) gives us flexibilty in the chain length to enable possible calibration of the 
TDC delay to different values of bt  which is defined by ( lengthTclk /2 ). Such a design 
gives us  the option of tunning to experimentally examine the effect of TDC resolution on 
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the overall performance. Second, additional delay stages are necessary at the tail of the 
buffer chain to ensure the detection of possible overflows during the ADC calibration.  
4.5.3 TDC error correction 
 
A potential error source exists in the fine TDC that we described in the previous 
subsection.  If the immediate rising edge of the clk, after the stop, does not satisfy the 
setup time requirements of the second flip-flop in Figure 4.7, the clk edge will be missed. 
Instead, the second rising edge of the clock will be captured and a single clock period 
error in tr measurement will appear.  Repeating the fine measurement block with a 
delayed version of clk potentially avoids this error.  The clk is delayed by two to three 
buffer delays as shown in Figure 4.10 and at the encoder output; the outputs of the two 
fine measurement blocks are compared.  If the two encoder numbers differ within the 
range of 2-5, the above error does not occur, meaning that the flip-flop set up time is 
satisfied.  However, if the first encoder reports a large number (close to the clock period) 
and the second encoder shows a small number, a clock missing has definitely occurred 
and the stop signal arrived directly prior to the next rising edge of the clk. Using this 
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4.5.4 Chip measurement results 
 
The first prototype was taped-out on ST 90nm digital CMOS in April 2007.  The chip 
was tested in the Fall of 2007.  The chip layout is shown in Figure 4.11.  The analog 
circuits (ramp generator and comparator) operate from a 1V supply, while the digital 
circuits run from a 500mV supply.  The total chip power consumption is 25µW at 1MHz 
sampling frequency.  
 
 
Figure 4.11 : First prototype layout                    
In the measurement results, wrong codes were randomly observed at the output of the 
encoder, the number 63 being the most common.  Since the encoder is a wide dynamic 
OR gate, code 63 showed all the OR branches are activated.  The possible explanations 
for this non-ideality are:   
 Leakage of the encoder dynamic gate at this low speed  MHzf s 1  
 Sparkle and bubble codes at the thermometer output 
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 Leakage at the dynamic NAND gates tapped off the delay line  
512 data points were obtained without a flawed code and after digital post processing 7.2 
bit ENOB, was measured.  The FFT plot for a single input tone at 140 kHz and sampling 
frequency (fs) of 1MHz is shown in Figure 4.12. 
 
 
Figure 4.12 : The FFT plot of a single tone at 140 kHz and fs=1MHz 
 
The other observation from the measurements was the high sensitivity of the system to 
supply voltage variations in the buffer delay chain. This caused difficulty in calibration, 
unreliability, and sensitivity to the noise in the DC power supplies. The measured drop in 
the ENOB can come from all the above error sources. In addition to that, there are other 
sources of error, which were not considered in the design of the first prototype.  One is 
related to stitching coarse time and fine time measurements and this can cause error in the 
counter measurement. The enable signal, which activates the counter is reset with the 
 
 54
stop signal and as shown in Figure 4.13, there is a delay, td, between the stop rising edge 
and the enable falling edge.  Since the stop signal happens at a random phase with respect 
to the reference clock, a clk rising edge can arrive at any time in the td time interval. 
Hence, the clk rising edge may or may not be counted by the counter depending where it 
happens in this time interval. This uncertainty can cause a substantial error (1 MSB) in 
the time measurement. In the second prototype, as we discuss in the following 
subsections, this issue is mitigated by properly stitching the counter measurement to the 
fine TDC measurement.  It is also worth mentioning that since the tr-pulse shrinks by 
traveling in the delay line TDC, for very small tr, the pulse fades away.  This is another 






Figure 4.13 : Uncertainty in the counter measurement 
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4.6 Second design prototype  
The design of the second prototype concentrated on new techniques to address the 
drawbacks of the first prototype.  
4.6.1 Two-step TDC 
 
 First of all, this design does not utilize dynamic logic and the structure of the fine 
TDC is significantly changed compared to the previous design discussed in Section 4.5.2. 
A two-step TDC is still used; however, here a pulse equivalent to tr or the counter 
residual error is not generated and instead, the time between the edges is measured.  One 











Figure 4.14 : Second prototype waveforms 
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In this TDC, the start and stop signals are utilized in the same way as in the first 
prototype, while two additional signals are generated on-chip to enhance the performance 
of the system, i.e., clk_stop and counter_enable. The signal clk_stop is set by the arrival 
of the second next rising edge of the clock after the stop signal. The second clock rising 
edge is selected due to metastability issues, which will be addressed later. The 
counter_enable signal is set by the start and reset by the clk_stop.  A coarse time 
quantizer, formed using a counter, measures the number of reference clock cycles, while 
the counter_enable signal is high.  The fine TDC measures the time tf, defined as the time 
between the stop signal and clk_stop. The overall TDC output is fcm ttt  . 
The overall PPM ADC block diagram with the described TDC is depicted in Figure 4.15. 























Figure 4.15 : PPM ADC block diagram 
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The synchronizer generates counter_enable and clk_stop. It is shown in Figure 4.16 and 
consists of three flip-flops in series.  The first flip-flop detects the arrival of the stop 
signal while the second flip-flop catches the next rising edge of the clock right after the 
stop signal. The second next rising edge of clock after the stop signal is detected by the 
third flip-flop. The stop signal is an asynchronous signal, which arrives at an arbitrary 
time with respect to the reference clock.  Consequently, it can lie within the metastability 
window of the second flip-flop. Waiting for another clock cycle in the third flip-flop 
reduces the chance of metastability significantly. This is a tradeoff between latency and 
accuracy, and at the expense of adding one clock period as an offset to the fine TDC 
block.  The synchronizer also generates a counter_enable signal, which is synchronously 





















Figure 4.16 : Synchronizer block 
 
Since the counter_enable is reset by the clk_stop signal, the coarse time measurement 
made by the counter is correctly stitched to the fine time measurement.  In this way, the 
error demonstrated in Figure 4.13 will never occur.  The stitching concept is illustrated 
 
 58
graphically in the waveforms of Figure 4.17 (a) and (b). One possible scenario is 
illustrated in 4.17(a) in which stop signal happens right before the clock rising edge. The 
second flip-flop output (Q) in the synchronizer block goes high with the next rising edge 
of clock after the stop.  Therefore, the fine TDC measures one Tclk, which is essentially 
the TDC offset.  In the second scenario as shown in 4.17(b), the stop signal happens right 
before the clock rising edge but due to metastability the output Q is set with the second 
next rising edge of clock and thus, the third next rising edge of the clock is sampled as 
clk_stop. The fine TDC measures 2Tclk and one Tclk error is expected in its measurement; 
however since counter_enable is reset by clk_stop, the counter has already counted an 
extra clock period and the error is canceled out.  Based on this, the counter_enable is 
always reset after a certain delay with respect to clk_stop, denoted by tdelay in Figure 4.17.  
It is important to guarantee that tdelay provides enough time for the counter to count the 
clock edge prior to the clk_stop within all the PVT variations.  By doing this, no 
uncertainty in the counter measurement and no MSB error in the TDC results are assured. 
The start signal in this system is generated using the reference clock signal. The 
reference clock in our system is 128 MHz, and this is divided by 128 to generate the 
1MHz start signal. As is shown in Figure 4.18, there is a delay between the start signal 
and the first reference clock rising edge after that. This delay is denoted as 1dt  in Figure 
4.18.  There is also a delay between the start rising edge and the counter_enable rising 
edge, 2dt  in Figure 4.18. In our design, ensuring that the duration  21 dd tt   provides 
sufficient setup time for the counter to count the next clock edge after the start signal 
over all PVT variations is required.  Giving enough margin to  21 dd tt   guarantees that 
























Figure 4.18 : Counter setup time 
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A fine sub-TDC measures the interval, tf, from the stop rising edge to the clk_stop edge. 
A 32 element delay line shown in Figure 4.19 is tuned to generate the required 32 delay 
steps, covering two full periods of the reference clock. Two periods of delay are required 
since the synchronous clk_stop signal is the second next reference clock edge after the 
comparator stop signal. The asynchronous comparator output signal, i.e., stop, is the input 
to the delay line. The 32 flip-flops are all clocked by the clk_stop signal and sample 
delayed versions of the stop signal. Running the interpolating-delay-line off the stop edge, 
and not off the reference clock, saves power since the delay cells are only activated when 
there is a comparator transition. The outputs of these flip-flops form a thermometer code 
with a certain number of 1’s indicating the distance in time from stop to clk_stop.  As the 
32 delay cells cover 2 reference clock periods, the fine TDC resolves 4 LSBs. The input 
TDC time dynamic range is 250ns and fclk=128 MHz.  The counter is a 5-bit counter 
operating at 128MHz, covering 5 bits of time resolution. Therefore, the two-step TDC 








































































Figure 4.20 : Complete TDC architecture 
 
4.6.2  Counter and delay line TDC resolution 
 
In our design, the overall digital power consumption (approximately 50% of the 
power for the whole system) is dominated by the dynamic power consumption of the 
digital counter as well as the signal routing buffers. There is a fundamental tradeoff 
between this dynamic power and the ADC INL in our two-step TDC design. We can 
achieve more linearity by shortening the delay line and increasing the resolution of the 
counter. However, to do this, the counter should resolve more bits and hence consumes 
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more power. On the other hand, if we assign more resolution to the delay line, which 
makes it longer and more nonlinear we reduce the power consumption of the counter.  
The reference clock in the system is divided by a binary number to generate the 
required clock for the ramp (1MHz in our system).  The clock frequency also defines the 
counter time resolution. The input time range of the TDC is 250 ns, therefore the counter 
resolution is )/250(log 2 clkTns . Therefore, the delay line TDC requires a resolution of   
)/250(log9 2 clkTnsn   for a 9 bit ADC. In this case, the length of the delay line TDC 
is n2 .  Based on 2.1, the INL in the line is proportional to n2 . The maximum INL and 
the counter power are sketched in Figure 4.21. As shown, in order to limit the INL in our 
TDC to 0.5 LSB, and optimize the power, we choose a 5 bit resolution for the counter 
and 4 bit for the delay line TDC. 










































Sense amplifier-based flip-flops, shown in Figure 4.22, are used in the TDC.  The 
rationale behind this is that they can be designed to have a very narrow metastability 
window. In this design, two design criteria, regarding these flip-flops, were considered. 
First, the input transistors (M1 and M2) are oversized to reduce the mismatch. Second, 
the metastability window of the sense-amplifier flip-flops is designed to be less than 2% 
of the delay line resolution, across PVT. Although the chance of metastability is reduced, 
it can still occur, causing large errors in the output thermometer code. This is similar to 
metastability in flash ADCs. A Wallace tree encoder [51] is used to encode the 
thermometer code and to suppress potential bubble and sparkle codes.    






Figure 4.22 : Sense amplifier flip-flop 
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The delay line in this design is composed of 32 current-starved buffers where the gate 
voltage of the bottom devices is controlled by tuning voltage (Vc) (see Figure 4.23).  The 
PMOS and NMOS transistors in the buffer stages are oversized to avoid mismatch. Based 
on Monte Carlo analysis, the maximum delay variation in buffers is 2% of the TDC LSB, 
due to mismatch.  The delay buffers are calibrated during a calibration cycle in which a 
half clock rate is applied to the interpolator and the Vc is tuned to activate all 32-sampler 
flip-flop outputs.  Realizing the delay versus Vc covers the full PVT range was ensured in 
the buffer design.  Additional delay stages are added at the tail of the 32 buffer chain to 


























The calibration cycle in this prototype is carried under off-chip control. Nevertheless, it is 
possible to make calibration automated and on-chip as shown in the diagram of Figure 
4.24. The Wallace tree encoder output is compared with code 32 and controls an up/down 
counter, which subsequently controls a DAC.  The counter increases the DAC output if 
the encoder output is less than code 32 and vice versa. This means that Vc needs to be 
boosted to reduce the buffer delay until 32 buffers exactly cover two clock periods.  This 
automated calibration can be accomplished on-chip during ADC idle times, or it can 
continuously calibrate a replica of the delay line.  A more precise calibration method uses 
a charge pump as in a DLL, as mentioned in chapter 2.  However, this approach can be 
very power hungry for a single channel ADC but a good candidate for multichannel 


























Figure 4.24 : Automation of delay line TDC calibration 
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4.6.3 Comparator and ramp generator 
 
The ramp generator is shown in Figure 4.25 and is similar to the design in the first 
prototype.  Some modifications were performed to reduce noise. Decoupling capacitors 
C1 and C2 are added to filter out the noise coming from bias transistors. Due to the low 
frequency operation of this ADC, flicker noise (1/f noise) is the dominant source of noise 
in the ramp generator circuit. Switching transistors M1 and M2 contribute little to the 
flicker noise [52]. The noise contribution of cascode transistor M3 is negligible compared 
with that of M4 and M5. In our design, M4 and M5  are oversized and biased with low gm.  
To achieve an almost 11 bit linear ramp with large dynamic range, transistors M3 and M4 
must be biased with small VDSsat to allow more headroom in the ramp output swing. This 
necessitates high gm in M4 and therefore increases its current noise and indicates a tradeoff 













Figure 4.25 : Ramp generator circuit 
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The continuous time comparator shown in Figure 4.26 consists of a PMOS input 
differential amplifier followed by a common source stage. This architecture consumes 
less power than the one used in the first design prototype.  The input transistors, M1 and 
M2, operate in the subthreshold region. In addition to saving power, this allows a larger 
input common mode range and therefore larger ramp dynamic range. Transistor M2 and 
M4 sizes were chosen such that the output impedance of the differential stage is 
dominated by M4, which is relatively small.  By this proper sizing, a wider bandwidth is 
achieved, and in addition, the bandwidth is not affected by the output resistance of M2, 
which varies with the input common mode level.  The propagation delay variation 












4.6.4 Chip measurement results [53] 
 
The prototype PPM ADC was implemented in ST 90nm digital CMOS and 
occupies an active area of 0.06mm2, and a total area of 1mm2 including pads. The layout 
of the prototype is shown in Figure 4.27. It is worth noting that even though many of the 
analog components have been removed, the area is still dominated by the area of the 
remaining analog blocks. The analog circuits operate with a 1V supply, while the digital 
blocks operate at near-threshold using a 400mV supply.   
The TDC resolution is targeted for 9 bits, which is obtained with a 5-bit counter 
and 4-bit delay line TDC.  The ramp frequency, which is the sampling frequency (fs) in 
this ADC, is 1MHz. The input signal bandwidth is 300 kHz and therefore, the 
oversampling ratio is 1.7.  The measured ENOB is 7.9 bits over the entire bandwidth. The 
measured power consumption of the entire system is 14µW (excluding digital post 



















Figure 4.27 : Chip die micrograph 
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The measured spectrum for a 40.25 kHz tone sampled at fs=1MHz is shown in Figure 
4.28 (a).  The FFT of the raw non-uniform data shows large harmonics due to non-
uniform sampling. The spectrum of the same signal after the iterative algorithm is shown 
in Figure 4.28 (b), which illustrates how the artifacts are suppressed and the SNDR and 
SFDR are improved by creating uniform samples in post processing.  The same plots are 
repeated in Figure 4.29 for a signal at 290.25 kHz closer to the end of the bandwidth. 
Measured DNL, INL, and SNDR versus fin are illustrated in Figure 4.30. The maximum 
DNL is 1.2 LSB and the maximum INL is measured as 1.5 LSB. In another test, two 
tones at 100.25 kHz and 20.25 kHz are applied to the ADC to observe the effect of 
possible inter-modulation distortions.  The results are shown in the plots of Figure 4.31. 
The top plot (a) is the raw data before the post processing. As evidenced in (b), the extra 










Figure 4.28 : Measured spectrum of a single tone at 40.25 kHz before post processing (a) 











Figure 4.29 : Measured spectrum of a single tone at 290.25 kHz before post processing 











Figure 4.31 : Measured spectrum of two input tones (100.25/20.25 kHz) before post 




A summary of the measured chip performance is given in table 4.1. The 
measurements exhibit 1 bit drop in the ENOB compared to ideal. Based on circuit 
simulation and prototype measurements, we believe that the distortion observed in the 
INL can originate from different sources. The major source of nonlinearity in this system 
is the nonlinearity of ramp slope in the voltage-to-time converter. The parasitic 
capacitances at the output of this block (see Fig. 4.25) are voltage-dependant and thus 
change the ramp slope as the output capacitor charges. Since most of the designed digital 
circuits, including the delay line TDC, work close to the subthreshold region of operation, 
they are very sensitive to the supply voltage level.  Any supply noise (and fluctuation) in 
the system could become also a major source of error.  A differential delay line TDC 
seems to be a more promising approach for future designs.  
Sampling frequency 1 MHz 
Input bandwidth 300 kHz 
ENOB 7.9 
DNL (max) 1.2 LSB 
INL(max)  1.5 LSB 
Digital voltage supply 400mV 
Analog voltage supply 1 V 
Digital power  7 µW 
Analog power 7 µW 
Area 0.06 mm2 
Table 4.1: Chip performance summar 
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4.7 Impact of technology scaling on PPM ADC 
In this section, we analyze the impact of technology scaling on the noise and total power 
consumption of the PPM ADC. For simplicity and without losing the generality of this 
approach, we assume that we use the same circuit blocks and architectures as we 
implement the system in more advanced technology nodes. In addition, we assume a 
scaling factor of   (where  <1) for the channel length, vertical and lateral dimentions 
and also for the supply voltage [13]. The original and “un-scaled” parameters associated 
with the original design in this section are I , V , C , mg , and P , while sI , sV , sC , msg , 
and sP  are design parameters after scaling with scaling factor  . 
  The analog blocks (i.e., ramp generator and comparator) and the digital blocks 
(i.e., counter, delay line and signal routing buffers), each contribute 50% to the total 
power consumption of the original design.  The digital power consumption (mostly 
dynamic) is reduced by factor 2  after scaling (without considering the leakage) [13]. 
Although it is straightforward to predict the power consumption of scaled digital blocks, 
it is more complicated to accurately estimate the power and characteristics of the scaled 
analog blocks. In order to consider the impact of scaling on the analog blocks of our 
ADC architecture, we need to examine the output voltage noise of the ramp generator as 
well as the input-referred noise of the comparator.   
 Since the supply voltage is reduced by  , the input signal dynamic range (see 
Figure 4.32) is scaled by  . Therefore, for the same ADC resolution, the voltage LSB  is 
also reduced by  . As evident in Figure 4.32, the comparator input-refered voltage noise, 
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cnv   and the ramp generator output voltage noise, rnv , collectively, degrade the precision 










Figure 4.32 : Impact of scaling on voltage to time conversion 
 
The total noise conributed by two independent noise sources cnv  and rnv  must be smaller 
than the voltage LSB  such that their variances 2vcn and
2
vrn respectively, should be 
smaller than 2LSB or 
                                                    222 LSBvcnvrn  . [4.8]  
Now, we assume that cnv  is dominated by the input PMOS transistors (M1 and M2 ) of 
Figure 4.26. Accordingly, 2vcn  can be approximated by 
                                                    
m
vcn g
kT 42  . [4.9]  
On the other hand, 2vrn  can be described as a function in time,  










 , [4.10]  
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where the first term in the left-hand-side of 4.10 is the CkT /  noise due to voltage 
switching on the ramp generator capacitor, C . The second term in the RHS of 4.10 
originates from integrating the current noise and can be reperesented by a noisy voltage 
on C . Derivation of this term is complicated, however the complete analysis can be 
found in [47, 54, 55]. Now if we examine 4.10, we observe that the maximum voltage 
noise occurs at the end of the ramp and at time rampT  such that 











2 2   [4.11]  
 
By using  4.9 and 4.11 in 4.8 we have 

















.  [4.12]  
Now to consider scaling, we can state that 2LSB  is reduced to 22 LSB . Consequently, to 
keep the same precision requirement of 4.12 for the scaled system, the total noise on the 
left-hand-side of 4.12 should also be reduced by 2 . If we aim to reduce the noise 
contributed by comparator by 2 , based on (4.9), we should have 





g  , [4.13]  
and by assuming that the input transistor overdrive voltage is kept constant for maximum 
transistor efficiency [6], the DC current should also be reduced by 2  such that 
                                                    
2
I
I s  . [4.14]  
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Therefore, the comparator total power consumption is scaled by /1  or 







VIP sss  2  
[4.15]  
It is important to realize that increasing mg  also increases the comparator speed and 
satisfies the bandwidth requirements of the system, which is discussed in detail in Section 
4.4.2. This is due to the fact that the unity-gain bandwidth of the amplifier used in the 
comparator is proportional to Cg m /  and hence scaling increases it by a factor of 
3/1  .   
In our ADC architecture, we also scale the sampling frquency by  /1  to achieve faster 
conversion. Therefore, we can deduce that the input time range (i.e., rampT ) is reduced by 
 . This is possible since the counter is a digital circuit and its speed is increased by /1 . 
In addition to that, the TDC buffer delay is also reduced by   since it is a function of the 
inverter delays.  
To statisfy the noise requirements, CkT /  of 4.12, should be reduced by 2 , and 
therefore we should have 
                                                    
2
C
Cs  . [4.16]  
As we know, the voltage ramp signal in the ramp generator is governed by 
                                                    swingrampramp VTC
I
 , [4.17]  
where, swingrampV  is the ramp voltage output swing. Since the voltage supply is scaled by 
 , to keep the same ramp lineraity, the ramp volatge swing ( swingrampV  ) should be scaled 
by  . As mentioned before, rampT is scaled by  , therefore in 4.17, the ratio CI /  needs 
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to stay constant. This results in a similar current and power scaling as to 4.14 and 4.15, 
respectively. 
If we replace all the scaling parameters into the term rampm TCgkT )/2(
2  of 4.11, we 
observe that this term is reduced by factor 3  which is less than the constraint of 4.12.  
As we mentioned earlier, in our system, the digital and analog power consumptions are 





 . This is smaller than one (i.e., lower power) for 163.0  . 
This analysis shows that, the PPM ADC can be made faster without increase in the power 
consumption as we scale down the system by one generation (i.e., 7.0 ). The ADC 
























Figure 4.33 : ADC power trend with technology scaling 
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CHAPTER 5  
CONCLUSION 
This work has made several important contributions to the field of ultra-low power ADC 
design, in deep-submicron CMOS technologies. In particular we have: 
1. Proposed a time-based and “digitally-friendly” ADC architecture 
2. Developed analytical models, theory, and forumlations which describe the 
advantages of this architecture compared to conventional approaches 
3. Implemented and testing two prototypes of the proposed ADC. A state-of-the art 
energy efficiency of 98fJ/conv.step was achieved.  
 
By applying pulse-position-modulation to the input signal, we are able to replace voltage 
measurement with time measurement, and employ digital circuitry to significantly reduce 
the power consumption and required silicon area. The analog circuitry is therefore 
reduced to two simple building blocks, leading to less design complexity and lower 
power consumption. The design trade-off is in the digital post-processing complexity 
required to convert the non-uniform samples to uniform ones. But this trade-off is quite 
favorable given recent technological advancements in nanometer CMOS technologies. 
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The proposed ADC design techniques are envisioned for use in ultra-small sensing nodes 
as part of wireless sensing for environmental monitoring or for point-of-care diagnostics.  
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5.1 Suggestions for the future research 
Time-based ADCs are promising for future research, due to their low power and small 
area. Exploiting these advantages, some future research areas are proposed. 
5.1.1 PPM ADC in image sensors 
 
Most analytical systems in biotechnology are based on optical methods such as 
fluorometry and luminometry. CMOS image sensors are the best candidate for the optical 
imaging systems required in these applications since these offer higher integration while 
providing an extremely low cost [56].  A recent trend in high-performance CMOS image 
sensors is the digital pixel sensor (DPS) architecture in which an ADC is assigned to and 
integrated within each pixel [56]. Dynamic range and pixel size are two of the main 
challenges in DPS imagers.  An ADC architecture which can be shared between different 
pixels is desirable to reduce the pixel size and total chip power consumption. 
Modification of the time-based ADC architecture, developed during this PhD, is an 
attractive alternative approach in these imagers.  The reasons are as follows:  
Building blocks can be shared between ADCs, requiring just one comparator and set of 
registers per pixels as will be described later.  
 Using a two-step TDC technique can improve the dynamic range.  
 The precise TDC in the ADC block can also be used for TOF (time-of-flight) 





5.1.2  Multichannel ADC 
 
The PPM ADC is an attractive candidate for a multichannel data-conversion for use in 
neural recording and biomedical sensing.  In some scan and recording applications, there 
is a need for more than 1000 ADC nodes to record the signal. The PPM ADC is a good 
candidate for this application. The potential multichannel architecture is illustrated in 
Figure 5.2.  One counter and one delay line TDC are shared between all the channels. 
Each ADC consists of a comparator, a register fed by the counter and flip-flops series fed 
by the delay line TDC. The counter output goes to registers allocated to each ADC 
channel. The delay line TDC can be calibrated on line in a DLL (digital locked loop) and 
again shared between all the ADC’s (Figure 5.2). ADC comparators generate output 
signals (similar to stop signal in the prototype PPM ADC). The comparator outputs 
sample the status of the delay line by the sampler flip-flops allocated to each channel. 
Since the number of channels is quite high, the additional power of a DLL loop is 
negligible and the accuracy of the measurement is kept constant despite temperature or 
supply voltage variation.  
The ramp generator with buffer can be shared between several channels, without the need 
for individual sample and hold blocks, and this can dramatically reduce the silicon area 









































Figure 5.2 : Multichannel ADC 
 
5.1.3 Redundancy in VTC-based ADC 
 
Time-based ADCs using VTCs (voltage to time converters) are described in chapter 1. 
Since these VTC blocks are mostly digital circuits and consume little area and power, 
there is a possibility to have many VTCs and TDCs, with a poor precision in a redundant 
way, as shown in Figure 5.3. The final output is the average of the redundant 
measurements. This architecture can potentially reduce the power consumption of the 






























ITERATIVE RECOVERY ALGORITHM 
This section covers pertinent background information selected from [57] which are 
required to understand the iterative recovery algorithm used for converting non-uniform 
to uniform sampling.  Next, the iterative recovery itself is explained. 
A.1 Iterative algorithm 
Iterative algorithms are recursive in nature, in which a new solution is computed as new 
data becomes available where the new value is obtained by updating the old value as 
opposed to computing the new result from scratch. An example of an iterative algorithm 
is the famous steepest descent method [57]. At each step the solution approaches closer to 
the final solution. In signal processing, iterative algorithms are used when there is not a 
closed-form solution for an equation but we can get an acceptable solution by some 
degree. In addition, iterative algorithms are flexible and adaptive which makes them very 
attractive to real time systems. Their main issue is convergence. We need to set some 
constrains and prove that the algorithm will converge to a unique solution either 




A.2 Contraction mapping 
Contraction mapping is a powerful tool to prove convergence of an iterative algorithm 
and it is defined in this way: 
Let T be a transfer function which maps space S into S. T is a contraction mapping if 
there is an α with 10   such that  
 
yxyTxT  )()(   for all x,y (A.1)   
 
Now, if T is a contraction mapping on a convex set, there is a unique vector x such that 
x=T(x), x is called the fixed point here and can be obtained through iteration of T (Proof 
in page 630 [57]). As an example, in order to find x in the equation Ax=B instead of 
calculating the inverse of A, we can easily find it by iterating on a function T defined as: 
 
 
BxAIxT  )()(  (A.2)   
 
It is easy to show that T(x) has contraction mapping property. It is worth mentioning that 
a lot of problems can be solved through this algorithm, for example LMS and neural 




A.3 Iteration by composition of mappings 
Many signals that we deal with have some known properties. For example they are band 
limited or symmetric. However when we measure them, we loose some of these 
properties because of the nature of our measurement. It is desired to give back this 
property to the signal to some extent. The iterative methods usually work in this situation 
by finding the nearest signal that satisfies original properties by composition of mappings. 
There is a famous example for this - When we take samples from a band limited signal, 
we truncate the signal in time due to the finite number of samples; therefore it expands to 
infinity in frequency domain. This problem is called band limited reconstruction [58]. As 
we go through the iteration, we try to satisfy the first property (band limit) and then the 
second one (finite samples) and so forth, until the original signal is reconstructed through 
composition of these mappings. 
We will describe this method completely here: 
Let   be a linear manifold M in a Hilbert space, meaning that the linear combination of 
elements in M is again in M and let '  be its orthogonal complement. We define P as the 
orthogonal projection operator on to . Then the projection of point f to   is a point g.        
 
gPf   (A.3)   
It means that we find the signal in   that is nearest to f or the nearest signal that satisfies 





pIQ    , I: identity operator (A.4)   
 
Now we address the problem of alternate projection in this way. a  and b  are two 
Hilbert spaces with different properties.  An element f  is supposed to belong to b , but 
due to our measurement we have data g in a   which is the projection of  f  to a  . We 
want a way to compute  f  from g. We define bP  as the projection operator to b and aQ  
as the projection to 'a .  
Now we define a transformation function as T (f=T g). Rather than trying to find T, we 




k fPQgf  ,  ;]0[ gf   (A.5)   
 
The Figure A.1 shows the geometric illustration of alternate projection which makes it 
easier to understand. In the first iteration, shown in Figure A.1(a), we project g to b  
with  bP  operator.  gPb  is then projected to 
'
a  with aQ . The result of this projection, h, 
is added with g and makes f1. In the second iteration shown in Figure A.1 (b), f1 is 
projected to b and then 
'
a , the result of this iterations is added to g and makes f2.  






































As we can see in the third iteration (Figure A.1 (c)), in this process we get closer to f (the 
answer) as we iterate more. 
As we already expected there must be some constraints on these operators for the 
equation to converge. Those constraints are defined this way: 
1. f  is uniquely defined if :  0'  ab   
2. The inverse operator T  has bounded inverse if and only if: 1ba PQ  
 
As mentioned before, one of the main applications of alternative projection is the 
problem of band limited reconstruction. Now, we show how the alternate or composition 
mapping technique works in order to reconstruct the original band limited signal. We 
define Pt as the projection function which truncates signal in time domain and Pb as the 
signal which limits the signal in frequency.  
  1tPt  ,  TtT   
                                        0tPt ,         otherwise   
(A.6)   
 
Then the reconstructed signal can be obtained through this iteration: 
 









b ewFfP )(  
(A.8)   
 
PQ  There is an elaboration on composition mapping technique called PQ Theorem 
proposed by Irwin W. Sandberg [59]. This theorem is sometimes called Sandberg 
theorem and concerns the solution of the equation yPQx   through iteration. In this 
equation, P , Q  and y are given and x  needs to be determined. P  is an orthogonal 
projector which takes elements in a space and maps them into a subspace. Band limiting 
operator is a good example for that. Also P  could be simply an identity operator. Q  
typically represents a nonlinear operator and the problem is to recover signal x  after it is 
distorted by the nonlinearity Q . As can be seen, this technique could have a lot of 
applications in circuit and system theory in which signals are easily distorted by non 
idealities. 
Theorem:  Let PQ  is defined over space S  and maps elements back to S . Let Q  be 
such that there exist two positive constants 1k  and 2k  with the property that: 
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1,Re yxkyxQyQx   























1  (A.11)   
 
As it has been shown in the literature, Q  could be companding operation or non 
uniform sampling, sample and hold distortion and some other operators.  
 
A.4 Recovering the uniform samples from the non-uniform ones 
Richard Wiley [60] has shown that Sandberg theorem can be applied to the 
reconstruction of band limited signals from non-equally spaced sample values. In this 
method we apply low pass filtering to the unequally spaced times. This is followed by 
resampling at the same unequally spaced times and again low pass filtering to obtain a 
correction signal. Repeated application of this process is shown to converge to the 
original signal. Wiley has re written the two requirements of the PQ  theorem in another 
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(A.13)   
 
Wiley has shown [60] that these requirements are satisfied for the case of interval average 
sampling defined as follows and therefore could be extended to impulsive sampling as ε 
approaches zero. However Marvasti [48] has directly proved that these conditions are 
true for the impulsive and sample and hold sampling. We define interval average 










                                          0tS , otherwise 
(A.14)   
 




















(A.15)   
 
The sequence { nt } must have the properties that: 
 













(   
(A.17)   
As we can see in the above equations, there must be a minimum spacing between the 
sampling intervals and sf2  is the average sampling rate of the non-uniform sampling.  
According to the definition by Duffin and Schaeffer [60], if { nt } be a sequence of non 
















 (A.18)   
Where A  and B  are two positive constants.  Now we can show that based on Duffin 
definition and mean value theorem defined as follows, equation (A.12) and (A.13) are 
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(A.22)   
 
, which is the first condition of PQ theorem. 















(A.23)   
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(A.24)   
 














(A.25)   
 
Now that we show the two requirements of Sandberg theorem is satisfied we can show 
that the iterative recovery procedure can be applied to the non uniform samples. All these 
equations are true if 0  which implies impulsive sampling. However as mentioned 
before Marvasti has a direct proof for impulsive sampling in [48]. 
A.5 Iteration procedure for the non-uniform sampled signal 
Now that we proved mathematically that requirements of Sandberg theorem are satisfied 
by the nonlinear operation of non uniform sampling, we can apply the iterative recovery 
technique to the sequence of non-uniformly sampled signals to recover the original signal. 
The procedure is defined as follows: 
We have y as the distorted or non-uniformly sampled signal at hand so y=Sx, where x is 
the desired signal. Then we apply the low pass filtering operation on y to obtain x1=PS(x). 
Now we interpolate x1 and resample it at the same unequally samples. It is important to 
pay attention to the fact that we need to know the amount of time deviation from the 
uniform sampling points in order to resample the signal. After that, we apply low pass 
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(A.26)   
 
2213 )( xPSxxkx   (A.27)  
 
We can continue this way until we don’t see much improvement in SNR and that is the 
point that the algorithm converges, k  is the ratio 21 / kk  which can be taken as 1 in this 
process. There are some important points need to be considered in this algorithm. 
Although the sampling points are not uniform, they must have the Nyquist density ( sf2 ). 
Sampling instants are better to be taken such that 4/TKTtk  . This is a sufficient 
condition to ensure a stable sampling set. If we relax this condition, there is no guarantee 
that the sampling set converges at the Nyquist rate. For 2/TKTtk  , the iterative 
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